Heterogeneous Parallel Computing for Rendering Large-Scale Data

Sung-eui Yoon

Associate Professor KAIST

http://sglab.kaist.ac.kr

Acknowledgements

● Collaborators

- My students, M. Gopi, Miguel Otaduy, George X**nowledgements
Ilaborators
My students, M. Gopi, Miguel Otaduy, George
Drettakis, SeungYoung Lee, YuWing Tai, John
Kim, Dinesh Manocha, Peter Lindstrom, Yong
Joon Lee, Pierre-Yves Laffont, Jeong Mo Hong.** Kim, Dinesh Manocha, Peter Lindstrom, Yong X**nowledgements
Ilaborators
My students, M. Gopi, Miguel Otaduy, George
Drettakis, SeungYoung Lee, YuWing Tai, John
Kim, Dinesh Manocha, Peter Lindstrom, Yong
Joon Lee, Pierre-Yves Laffont, Jeong Mo Hong,
Sun Xin, Nathan C** K**nowledgements

Ilaborators

My students, M. Gopi, Miguel Otaduy, George

Drettakis, SeungYoung Lee, YuWing Tai, John
Kim, Dinesh Manocha, Peter Lindstrom, Yong
Joon Lee, Pierre-Yves Laffont, Jeong Mo Hong,
Sun Xin, Natha**
- Funding sources
	- Boeing, Adobe, Samsung
	- AMD, Microsoft Research Asia
	- **Korea Research Foundation**
	- MSIP, IITP

Past: Rendering Massive Geometric Data

Boeing 777, 470 M tri.

Large-scale virtual world, 83 M tri.

Over 3 Terabytes of geometric data

Scanned model, 372 M tri. (10 GB)

Present: Scalable Ray Tracing, Image Search, Motion Planning

• Designing *scalable graphics and geometric*
algorithms to efficiently handle massive
models on commodity hardware

Photo-realistic rendering

Image search

Motion planning

Recent Hardware Trends

• Multi and many cores

- \bullet CPUs and GPUs are increasing the $\#$ of cores
- Heterogeneous architectures
- **Example 20 Intel Sandware Trends

Aulti and many cores

 CPUs and GPUs are increasing the # of cores

 Intel Sandy Bridge, AMD Fusion, and Nvidia Tegra

 Intel Sandy Bridge, AMD Fusion, and Nvidia Tegra

 embedded chi** embedded chips

Images from NVIDIA

- Previous approaches
	- Utilize either multi-core CPUs or GPUs

Hybrid Parallel Computation for Proximity Queries

- Our initial work: manually assign jobs of continuous collision detection to CPUs and GPUs
	- Received a best paper award at Pacific Graphics, 09
- A general, job distribution algorithm for CPUs
and GPUs [Kim et al., TVCG 13, Spotlight
paper]

Motion planning [Lee et al., ICRA 12] Out-of-Core Proximity Computation for Particle-based Fluid Simulations [Kim et al., HPG 14]

Two hexa-core CPUs w/ 192 GB RAM GeForce GTX 780) with 3 GB video RAM

into GPU memory address space

Up to 65.6 M Particles Maximum data size: 13 GB

**Heterogeneous Parallel
Computing for Rendering**

- T-ReX: Interactive Global Illumination of
Massive Models on Heterogeneous Computing Resources, IEEE TVCG 2014
	- Manually assign tasks to CPUs and GPUs
	- Source codes are available
- Timeline Scheduling for Out-of-Core Ray
Batching, High Performance Graphics (HPG), 2017
	- Automatic task assignment for high performance

T-ReX: Interactive Global Illumination of Massive Models on Heterogeneous Computing Resources

Tae-Joon Kim*, Xin Sun§ , and Sung-Eui Yoon* KAIST*, Microsoft Research Asia§

IEEE Transactions on Visualization and Computer Graphics (TVCG), 2014

> Project Homepage with Codes: http://sglab.kaist.ac.kr/T-ReX

Global Illumination

Interactive Global Illumination

- **Utilize GPU**
- **Use sparse voxel octrees**
- **Model complexity < 10 M tris.**

Massive Models

Due to advances of modeling, simulation, and data capture techniques

CAD oil tanker, 82 M tri. (4 GB)

Scanned model, 372 M tri. (10 GB)

Boeing 777, 366 M tri. (20 GB)

Long data access time and low I/O performance

Motivation

- Global illumination of small models can be done interactively
	- Thanks to advance of GPU architecture
- **Interactive global illumination with massive** models is still challenging
	- Maximize computation throughput
	- Minimize I/O requirement

Heterogeneous Computing Resources

Observation

Global illumination effect is less sensitive to geometry details

Our Approach

Hybrid approach

Geometric representation (full detailed, large)

> Compute direct illumination

Transmit intersection info.

CPU GPU GPU

No mesh data trans. Volumetric representation of sparse voxel octree (approximated, small)

> Compute indirect illumination

Approximated Illumination

Results

Outline

Use photon mapping for rich visual effects e.g., color bleeding

- **Classify rays into fitting processors**
	- Each class of ray uses representation

Ray Classification

C-rays

- More sensitive to geometry details
- Generates high-frequency visual effects
- The primary rays and their secondary rays reflected on perfect specular materials

Ray Classification

G-rays

- Less sensitive to geometry details
- Generates low-frequency visual effects
- Any rays other than C-rays (e.g., gathering rays, shadow rays)

Data Representations **Data Represent

Augmented Sparse

Voxel Octree (ASVO)

GPU side volumetric Presentation for Computer Represention for Computation Representation for Augment**

Augmented Sparse

- GPU side volumetric representation for G-ray
- Efficiently traversed in **GPU**
- Approximated geometry & photon map

HCCMeshes [Kim et al. Eurographics'10]

- High quality geometry for C-ray
- Random-accessible compression $(7:1 \sim 20:1)$
- Supports high performance decompression

Rendering Process

Results

- **Interactive responsiveness**
- **example 15**
• About 30 ms responsiveness
• About 30 ms response time for dynamic
changes on cameras, materials, and lights changes on cameras, materials, and lights
- **High performance**
	- 3 M ~ 20 M rays/s
- **High complexity**
	- Up to 470 M triangles

Results

- Test environment (PC)
	- Intel Core i7 CPU (hexa-core) w/ 8 GB RAM
	- NVIDIA GTX 680 card with 2 GB DRAM 15% of GPU memory was allocated for upper ASVO
- Boeing 777 model benchmark
	- 366M Triangles
	- 15.6 GB mesh $+21.8$ GB BVH for raw model
	- 6.55 GB for HCCMesh
	- 11 area lights (generated 5 M photons each)

Comparison

- 3.9 times improvement over CPU-only implementation
	- Same algorithm, but running on CPU only
	- Main memory holds both representations (HCCMeshes, ASVOs)
- **135 times improvement over simple** implementation

• Same algorithm, but running on CPU only

• Main memory holds both representations

(HCCMeshes, ASVOs)

135 times improvement over simple

photon mapping on CPU

• Using HCCMeshes only • Same algorithm, but running on CPU only
• Main memory holds both representations
(HCCMeshes, ASVOs)
135 times improvement over simple
photon mapping on CPU
• Using HCCMeshes only
	-

Demonstration

Progressive Rendering

Progressively refine the frame

Materials Changes

Lights Changes

Conclusion

- **Present an integrated progressive** rendering framework for global illumination of massive models
	- Use a decoupled representation: HCCMeshes in CPU and ASVOs in GPU for handling large-scale models
- **Reduce expensive transmission costs and** achieve high utilizations for CPU and GPU

Limitations

- **Volumetric representation**
	- Biased and inconsistent
	- Spans more space than its geometric model

Point light sources Highly glossy materials

Experience Staphics 2017

TIMELINE SCHEDULING

FOR OUT-OF-CORE **1-Performance Graphics 2017
MELINE SCHEDULING
FOR OUT-OF-CORE
RAY BATCHING** RAY BATCHING Proformance Graphics 2017
ELINE SCHEDULING
DR OUT-OF-CORE
RAY BATCHING
Myungbae Son Sung-EuiYoon
SGVRLab
KAIST SGVR Lab

KAIST

Our Scenario
• Complex scenes

- -
- OUr Scenario
• Complex scenes
• Out-of-core model: Too big data!
• Cannot be stored in main / GPU memory
- -
	-
	-

Boeing 777, 366 M tri. (20GB)

3 $\frac{3}{8}$

Challenges

- - Over 96% of runtime is spent on I/O in naïve BDPT (Boeing777)

Challenges

Challenges

School of

Computing

KAIST

- •Different processors
-
- •Different nodes and network

Goal & Contributions
Design a scheduler for global illumination **Goal & Contributions
Design a scheduler for global illumination
• Processes massive models
• Supports variety of computing environments** Goal & Contributions
Pesign a scheduler for global illumination
• Processes massive models
• Supports variety of computing environments
• Complex and heterogeneous device configurations Goal & Contributions

Design a scheduler for global illumination
• Processes massive models
• Supports variety of computing environments
• Complex and heterogeneous device configurations

Our contributions Goal & Contributions
Design a scheduler for global illumina
• Processes massive models
• Supports variety of computing enviror
• Complex and heterogeneous device config
Our contributions
• A modeling technique: device conf

-
- -

- Completed School Completed School School School School School School Screen
Processes massive models
Fupports variety of computing environments
• Complex and heterogeneous device configurations
Fur contributions
The mode
- GOal & COntributions

Design a scheduler for global illumination

 Processes massive models

 Supports variety of computing environments

 Complex and heterogeneous device configurations

Our contributions

 A modeling exare of extractional illumination
• Processes massive models
• Supports variety of computing environments
• Complex and heterogeneous device configurations
Our contributions
• A modeling technique: device configurations
- •An adaptation to path tracer

OURAPPROACH

- Our Approach
• Formulation technique for MC ray trac Our Approach
• Formulation technique for MC ray tracing jobs
• Device Connectivity Graph (DCG) and Timing Model
• Device Connectivity Graph (DCG) and Timing Model
- OUr Approach
• Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
• Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative algorithm that considers utiliza **)**
 Show The Property Considers
 **Show The Propertier Connectivity Graph (DCG) and Timing Model

Simple, iterative algorithm that considers utilization and latency hiding**

Adaptation to actual renderer framework UUT APPITOdCTT
• Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
• Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative algorithm that considers utili Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
Timeline scheduling and Greedy Makespan Balanc
Simple, iterative algorithm that considers utilization and la
Adaptation to actu

4 909 4 \mathbf{A}

- - Memory Disk storage, RAM,GMEM
	- $PCie (RAM \leftrightarrow GMEM)$ $SATA (Disk \leftrightarrow RAM)$ $LAN (RAM \leftrightarrow RAM)$

KAIST

…

Formulation: Device Connectivity Graph Formulation: Device Connectivity

• Graph of memory devices

• Memory

Disk storage, RAM, GMEM **Ormulation:** Device Connective

Graph of memory devices

• Memory

Disk storage, RAM, GMEM

• Connections (Channels)

PCIe (RAM \leftrightarrow GMEM)

LAN (RAM \leftrightarrow RAM) • Graph of memory devices

• Memory

Disk storage, RAM, GMEM

• Connections (Channels)

• Connections (Channels)

• Stores bandwidth information

• Stores bandwidth information

– School of

– School of

– School of

– Sc GPUn GPUMemr Main Memory Disk SATA Compute-memory attachmen 45

Formulation: Timing Model

•Assume simple yet efficient linear model on time • Job execution • Data transfer • Fitting each parameter () • Use least squares method on test run

-
-

KAIS

4 909 $\frac{4}{6}$

- Our Approach
• Formulation technique for MC ray tracir Our Approach
• Formulation technique for MC ray tracing jobs
• Device Connectivity Graph (DCG) and Timing Model
• Device Connectivity Graph (DCG) andTiming Model
- OUr Approach
• Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
• Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative algorithm that considers utiliza **)**
Ur Approach
Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative algorithm that considers utilizat UUT APPITOdCTT
• Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
• Timeline scheduling and Greedy Makespan Balancing algorithr
Simple, iterative algorithm that considers utili Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) andTiming Model
Timeline scheduling and Greedy Makespan Bala
**Simple, iterative algorithm that considers utilization an
Adaptation to actual r**
-

Timeline Scheduling
• A representation of schedule with timing constraint

KAIS

4 909 8

- Our Approach
• Formulation technique for MC ray tracir Our Approach
• Formulation technique for MC ray tracing jobs
• Device Connectivity Graph (DCG) and Timing Model
• Device Connectivity Graph (DCG) andTiming Model
- Our Approach
• Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
• Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative algorithm that considers utiliza **)**
Simple, increding to the positive algorithm Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative a UUI Appl UdCII
• Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) and Timing Model
• Timeline scheduling and Greedy Makespan Balancing algorithm
Simple, iterative algorithm that considers utili Formulation technique for MC ray tracing jobs
Device Connectivity Graph (DCG) andTiming Model
Timeline scheduling and Greedy Makespan Balanci
Simple, iterative algorithm that considers utilization and la
Adaptation to act
-

20 $\frac{1}{2}$

Out-of-core Path TracerJobs

- -

KAIST

55

Efficiency on Data Fetching
• Central scene DB scenario

KAIS⁻

-
-

Conclusion

- Presented specification techniques for out-of-core MC ray Conclusion
The Secure of Securia
The Secure of Securiation techniques for out-of-core MC ray
The Secure of Secure of Secure 2014
The Secure of Secure of Secure 2014
The Secure of Secure 2014
The Secure of Secure 2014
The S Final
Final
Presented specification techniques for out-of-core
Final on arbitrary hardware setup
• DCG and timing model
Presented a timeline based scheduling algorithm Conclusion
• Presented specification techniques for out-of-core MC ray
tracing on arbitrary hardware setup
• DCG and timing model
• Presented a timeline based scheduling algorithm
• GMB algorithm **Conclusion**
Presented specification techniques for out
tracing on arbitrary hardware setup
• DCG and timing model
Presented a timeline based scheduling alg
• GMB algorithm
Applied to the out-of-core path tracer • Presented specification techniques for out-of-core MC ray
tracing on arbitrary hardware setup
• DCG and timing model
• Presented a timeline based scheduling algorithm
• GMB algorithm
• Applied to the out-of-core path tra Presented specification techniques for out-of-core MC ray
tracing on arbitrary hardware setup
• DCG and timing model
Presented a timeline based scheduling algorithm
• GMB algorithm
Applied to the out-of-core path tracer
•
	-
- -
- -

KAIST

60

- Two different techniques, manual
assignment and automatic approaches, for
large-scale rendering
- Released a free book on rendering
- Working on a journal version of
our tutorial

